




Signal	R3	R4	R5	R6	Pin
CS	X*				SPI1_SS
		X			DIO1
			X		DIO8
				X	DIO10

Signal	R18	R17	R16	Pin
SPI_INT	X*			DIO2
		X		DIO7
			X	DIO9

\* : By default



Title: <i>Interface</i>	Version: <i>1.0.0</i>	
Board: <i>Zest_Interface_Ethernet</i>	Size: <i>A4</i>	
Project: <i>6TRON</i>	Sheet: <i>2 of 2</i>	
Author: <i>SGA</i>	Date modified: <i>23/02/2021</i>	